

Optimized DSP Software • Independent DSP Analysis




Trends and Performance in Processors for Digital Signal Processing

Jeff Bier
Berkeley Design Technology, Inc.
Berkeley, California, USA

info@BDTI.com
<http://www.BDTI.com>


© 2003 Berkeley Design Technology, Inc.



Outline

- Signal processing hardware trends: the big picture
- Processor trends
- Performance analysis
 - Comparing benchmarking approaches
 - Benchmark results for the latest processors
 - 'C64xx, SC140, 'C55xx, 'BF53x, OMAP, PXA2xx
 - How architecture affects benchmark results
 - Emerging challenges
- Conclusions


© 2003 Berkeley Design Technology, Inc. 2



Outline

- **Signal processing hardware trends: the big picture**
- Processor trends
- Performance analysis
 - Comparing benchmarking approaches
 - Benchmark results for the latest processors
 - 'C64xx, SC140, 'C55xx, 'BF53x, OMAP, PXA2xx
 - How architecture affects benchmark results
 - Emerging challenges
- Conclusions

© 2003 Berkeley Design Technology, Inc. 3




Processor Options Multiply


Today's system designers have a wealth of options for implementing DSP tasks:


- DSP processors
- GPPs
- Media processors
- ASSPs
- ASICs
 - Customizable cores
- FPGAs

Heterogeneous architectures increasingly common



© 2003 Berkeley Design Technology, Inc. 4






More Options... and Fewer

More speed across the board → more options


- Many processors adding signal processing capabilities
 - E.g., ARMv6 ISA includes video-oriented instructions
- Processors stealing work from dedicated hardware
 - E.g., 'C64x can handle broadcast-quality H.264 decoding

But consolidation is happening

- Faster mainstream architectures reduce need for specialized architectures
- Weak markets kill niche players
- Barriers to entry rising
 - Availability of tools, software, and programmers often crucial



© 2003 Berkeley Design Technology, Inc. 7




Processor Trends: Integration

Increasing integration

- More peripherals and on-chip memory
- More-powerful peripherals
- Multi-processor chips
 - Also: coprocessors
- Multi-chip packaging


On-chip memory system increasingly important

- More-complex applications require more memory
- Memory speeds increase much more slowly than processor speeds
- Suitability of the memory architecture to the application is critical



OMAP5910


© 2003 Berkeley Design Technology, Inc. 8



Trends: Development Support

- Applications are becoming more complex
 - Multimedia cellular phone vs. MP3 player
- Processors are becoming more complex
- Algorithms are becoming more demanding
 - And more changeable
- Optimization continues to be essential
- Huge processor-to-processor differences in development infrastructure
 - Off-the-shelf, optimized software components increasingly important
 - Software frameworks emerging


© 2003 Berkeley Design Technology, Inc. 9



Processor Trends: Architecture

- VLIW (multi-issue) to increase performance
- SIMD to increase performance
- Simplified instruction sets, architectures to increase clock speeds, compilability
 - More complex instruction sets for higher performance
- Mixed-width instruction sets to reduce memory usage
- Deeper pipelines to enable higher clock speeds
- DSP-enhanced general-purpose processors
- Compatibility

© 2003 Berkeley Design Technology, Inc. 10



Architecture Trends: The Down Side

- VLIW (multi-issue), SIMD, and deep pipelines can increase:
 - Memory use
 - Energy consumption
 - Code-generation complexity, programming difficulty
- Simple instruction sets often increase memory usage
 - More instructions are needed to accomplish a given task
- Complex instruction sets hinder compilability
- Compatibility can bring messy compromises

Each processor makes different tradeoffs, depending on its target application—top speed is often not the goal!

© 2003 Berkeley Design Technology, Inc. 11



Outline

- Signal processing hardware trends: the big picture
- Processor trends
- **Performance analysis**
 - **Comparing benchmarking approaches**
 - Benchmark results for the latest processors
 - 'C64xx, SC140, 'C55xx, 'BF53x, OMAP, PXA2xx
 - How architecture affects benchmark results
 - Emerging challenges
- Conclusions

© 2003 Berkeley Design Technology, Inc. 12

BDTi

How to Benchmark?

A few candidate approaches:

- Simplified metrics
 - E.g., MIPS (Millions of Instructions Per Second), MOPS, MMACS
- Full DSP applications
 - E.g., v.90 modem
- DSP algorithm “kernel” benchmarks
 - E.g., FIR filter, FFT

© 2003 Berkeley Design Technology, Inc. 13

BDTi

Algorithm Kernel Benchmarks

The BDTI Benchmarks are based on DSP algorithm kernels


- The most computationally intensive portions of DSP applications
- Examples include FFTs, IIR filters, and Viterbi decoders

Benchmark results are used with application profiling to predict overall performance

Application Profile

Category	Percentage
IDCT	39%
Window	25%
Other	25%
Denorm	11%

© 2003 Berkeley Design Technology, Inc. 14



Algorithm Kernel Benchmarks


Advantages:

- Relevant; chosen by analysis of real DSP apps
- Kernels are short, allowing
 - Functionality to be precisely specified
 - Benchmarks to be implemented, optimized in a reasonable amount of time

Disadvantages:

- Not practical to implement all important algorithms
- Don't reflect application-level optimizations and trade-offs
- Ignores system-level considerations

© 2003 Berkeley Design Technology, Inc. 15



Outline

- Signal processing hardware trends: the big picture
- Processor trends
- **Performance analysis**
 - Comparing benchmarking approaches
 - **Benchmark results for the latest processors**
 - 'C64xx, SC140, 'C55xx, 'BF53x, OMAP, PXA2xx
 - **How architecture affects benchmark results**
 - Emerging challenges
- Conclusions

© 2003 Berkeley Design Technology, Inc. 16

BDTi

Benchmark Results for the Latest Processors

High-performance processors

- Texas Instruments TMS320C64xx
- StarCore SC140


Low-power processors


- Texas Instruments TMS320C55xx
- Analog Devices Blackfin (ADSP-BF53x)

General-purpose/DSP processors

- Intel PXA2xx
- Texas Instruments OMAP5910

© 2003 Berkeley Design Technology, Inc. 17







What Factors Affect DSP Speed?

Processors' DSP speeds are affected by:

- Parallelism
 - How many parallel operations can be executed per cycle
- Instruction set
 - Suitability for the task at hand
- Clock speed
- Data types
- Data bandwidth
- Pipeline depth
 - Instruction latencies
- Support for DSP-oriented features, e.g.,
 - DSP addressing modes
 - Zero-overhead looping
 - Saturation, scaling, rounding

© 2003 Berkeley Design Technology, Inc. 19






What Factors Affect Memory Use?

Processors' memory usage affected by:

- Instruction set
 - Wider instructions take more memory
 - Mixed-width instruction sets becoming popular
 - Use short, simple instructions for simple tasks
 - Use longer instructions for more complex tasks
 - Suitability of instruction set for task at hand
- Architecture
 - VLIW, SIMD, and deep pipelines all may encourage (or require) optimizations that increase memory use to obtain speed-optimized code
- Compiler quality (for compiled code)

© 2003 Berkeley Design Technology, Inc. 21




BDTi


What Factors Affect Energy Efficiency?

Processors' energy consumption affected by:

- Speed
- Hardware implementation
 - Fabrication process, **voltage**, circuit design, logic design
- Memory usage
- Compiler quality (for compiled code)

© 2003 Berkeley Design Technology, Inc. 23





What Factors Affect Cost-Perf?

Speed


Chip cost, which is affected by:

- Die size
 - Fabrication process
 - Size of on-chip memory
 - Influenced by processor's memory usage
 - On-chip peripherals
 - Manufacturing volume

Good cost-performance results don't necessarily mean chip is suitable for apps with severe cost constraints

- Users don't want to pay for more performance than needed

© 2003 Berkeley Design Technology, Inc. 25



Texas Instruments TMS320C64xx

Targets high-performance DSP applications.


Goals:

- Fast
- Compilable
- Compatible with earlier 'C62xx

Sacrifices:

- High memory consumption
- High chip price for fastest (\$199, qty 10K)
- Difficult to program in assembly language

© 2003 Berkeley Design Technology, Inc. 26



'C64xx is Fast Because...


Highly parallel architecture

- Based on 'C62xx: VLIW, up to 8 instructions/cycle
- Adds SIMD to 'C62xx
 - Compatible with 'C62xx
 - Faster
 - More powerful instructions
 - Four 16-bit MACs/cycle

Very high clock speed (720 MHz)


- Deep pipeline (11 stages)
- Most instructions are simple
 - 32-bit, mostly RISC-like
 - Also increases compilability
- Cache

**BDTImark2000
Higher is Faster**



Processor	BDTImark2000 Score
'C55xx	970
'C62xx (300 MHz)	3360
'C64xx	6480
SC140	3430
PXA2xx	930


© 2003 Berkeley Design Technology, Inc. 27



But 'C64xx Makes Sacrifices

- High memory use
 - Wide, uniform-width (32-bit) instructions
 - Mostly simple, RISC-like instructions
 - VLIW, SIMD, deep pipeline
- Memory use increases chip/system cost
- Deep pipeline also complicates code generation
 - Multi-cycle latencies

**Memory Use on Control Benchmark
Lower is Better**



Processor	Memory Use
'C55xx	146
'BF53x	140
'C64xx	256
SC140	144
PXA2xx	140

© 2003 Berkeley Design Technology, Inc. 28

BDTi

StarCore SC140

Targets high-performance DSP applications.

Goals:

- Fast
- Low memory usage
- Easy to program in assembly
- Compilable
- Low energy consumption

Sacrifices:

- Not as fast as 'C64xx
- High chip price (300 MHz MSC8101 is \$118, qty 10K)
- No compatibility with previous architectures

© 2003 Berkeley Design Technology, Inc. 29

BDTi

SC140 Fast, But Not Fastest

Like 'C64xx, highly parallel architecture

- VLIW, up to 6 instructions/cycle
 - Like 'C64xx, four 16-bit MACs/cycle
- Limited SIMD

Mid-range clock speed (300 MHz)

- About half as high as 'C64xx
- Shallow pipeline (5 stages)
 - Not deep enough for ultrahigh clock speed
 - But uniform single-cycle latencies ease code generation, decrease memory use
- Simple instruction set

**BDTImark2000
Higher is Faster**

Processor	BDTImark2000 Score
'C55xx	1460
'BF53x	3360
'C64xx	6480
SC140	3430
PXA2xx	930

© 2003 Berkeley Design Technology, Inc. 30

BDTi

SC140 Has Surprisingly Low Memory Use

- Mixed-width instruction set
 - 16-bit instructions with optional 16-bit prefixes
- Surprising, since it's VLIW

**Memory Use on Control Benchmark
Lower is Better**

Processor	Memory Use
'C55xx	146
'BF53x	140
'C64xx	256
SC140	144
PXA2xx	140

© 2003 Berkeley Design Technology, Inc. 31

BDTi

Texas Instruments TMS320C55xx

Targets low-power, cost-sensitive DSP applications.


Goals:

- Low energy consumption
- Low memory use
- Low chip cost
- Midrange speed
- Partly compatible with earlier 'C54xx architecture

Sacrifices:

- Not nearly as fast as high-end DSPs
- Not very compilable
- Difficult to program in assembly


© 2003 Berkeley Design Technology, Inc. 32



'C55xx Focuses on Power, Cost, Compatibility... Not Speed


- Moderate parallelism
 - Adds limited (2-issue) VLIW capabilities to boost speed while maintaining partial compatibility with 'C54xx
 - Two MACs/cycle
 - Convoluted architecture (like 'C54xx)
- Moderate clock speed (300 MHz)
 - 7-stage pipeline
 - Single-cycle latencies
- Moderate price (\$8-20 qty 10K)

BDTImark2000
Higher is Faster



Processor	BDTImark2000 Score
'C55xx (160 MHz)	1460
'BF53x	3360
'C64xx	6480
SC140	3430
PXA2xx	930

© 2003 Berkeley Design Technology, Inc. 33



Analog Devices ADSP-BF53x

Targets low-power, cost-sensitive DSP applications.


Goals:

- Low energy consumption
- Low memory use
- Low chip cost
- Midrange speed
- Compatible

Sacrifices:

- Not nearly as fast as high-end DSPs
- No compatibility with previous architectures


© 2003 Berkeley Design Technology, Inc. 34



ADSP-BF53x Balances Power, Cost, Speed


- Moderate parallelism
 - 3-issue VLIW
 - Two MACs per cycle
 - Somewhat more parallelism than 'C55xx; not nearly as much as SC140 or 'C64xx
 - Not constrained by legacy architecture
- High clock speed (600 MHz)
 - 10-stage pipeline
 - Single-cycle latencies
- Good energy efficiency
- Moderate price (\$6-35 qty 10K)

BDTImark2000
Higher is Faster



Processor	BDTImark2000 Score
'C55xx	1460
'BF53x	3360
'C64xx	6480
SC140	3430
PXA2xx	930


© 2003 Berkeley Design Technology, Inc.



'BF53x and 'C55xx Both Have Low Memory Usage

- Both use mixed-width instruction sets
 - 'BF53x uses 16/32/64-bit instructions
 - 'C55xx uses instructions ranging from 8-48 bits
- 'BF53x instructions (and architecture) are fairly simple
 - 'BF53x is easy to program in assembly, good compiler target
- 'C55xx inherits 'C54xx instruction set
 - Not as easy to program in assembly as 'BF53x, but familiar to 'C54xx programmers
 - Not a good compiler target
 - Results for compiled code would likely favor 'BF53x

Memory Use on Control Benchmark
Lower is Better



Processor	Memory Use on Control Benchmark
'C55xx	146
'BF53x	140
'C64xx	256
SC140	144
PXA2xx	140

© 2003 Berkeley Design Technology, Inc.

BDTi

'BF53x vs. 'C55xx Energy Efficiency

- 'BF53x supports multiple voltages
 - Good energy efficiency at top speed of 600 MHz/1.2V
 - Energy results at other speed/voltage combos will vary
- 'C55xx supports one voltage

BDTImark2000/mW
Higher is Better

Processor	Speed	Voltage	BDTImark2000/mW
'C55xx	300 MHz	1.26V	11.8
'BF53x	600 MHz	1.2V	16.9

© 2003 Berkeley Design Technology, Inc. 37

BDTi

Intel PXA2xx (XScale)

Targets low-power, cost-sensitive DSP applications where general-purpose processing features or software are needed.


Goals:

- Low memory use
- Low chip cost
- Midrange speed
- Compatible with earlier ARM architectures
- Support for operating systems, compilers

Sacrifices:

- Not very efficient for DSP
- Poor energy and cost efficiency


© 2003 Berkeley Design Technology, Inc. 38



PXA2xx Speed Comes from Clock


- Relatively low level of parallelism
 - Single-issue, mostly general-purpose 32-bit architecture
 - Good compiler target
 - ARM architecture augmented with limited SIMD
 - Two MACs/cycle
 - Few additional DSP-specific features
- Moderately high clock speed (400 MHz)
 - 7-stage pipeline
 - Multi-cycle latencies
- Medium-high price (\$27-42 qty 10K)

**BDTmark2000
Higher is Faster**



Processor	BDTmark2000 Score
'C55xx	1460
'BF53x	3360
'C64xx	6480
SC140	3430
PXA2xx	930


© 2003 Berkeley Design Technology, Inc. 39



PXA2xx is Efficient in Memory


- Not surprising; general-purpose architecture is a good match for control code
- Mixed-width (16/32) instruction set
- Probably would look even better if benchmark showed compiled code results

**Memory Use on Control Benchmark
Lower is Better**



Processor	Memory Use
'C55xx	146
'BF53x	146
'C64xx	256
SC140	144
PXA2xx	140


© 2003 Berkeley Design Technology, Inc. 40



PXA2xx Can't Compete With DSPs on Energy, Cost


- Not very efficient on DSP algorithms
- High clock rate helps boost speed, but doesn't help with energy or chip cost
 - This is often a drawback of GPPs for DSP

BDTImark2000/mW
Higher is Better




Processor	BDTImark2000/mW
'C55xx	11.8
'BF53x	16.9
'C64xx	16.1
SC140	13.7
PXA2xx	2.6 (est.)

BDTImark2000/\$
Higher is Better



Processor	BDTImark2000/\$
'C55xx	146
'BF53x	376
'C64xx	98
SC140	29
PXA2xx	26

© 2003 Berkeley Design Technology, Inc. 41




TI OMAP ('C55xx plus ARM9)

Targets low-power, cost-sensitive DSP applications where general-purpose processing features or software are needed.

Goals:


- Low energy consumption
- Low memory use
- Low chip cost
- Midrange speed
- Support for operating systems, compilers
- Compatibility with 'C54xx, ARM



Sacrifices:

- 'C55xx not very compilable
- Dual-core approach complicates system development

© 2003 Berkeley Design Technology, Inc. 42



Outline

- Signal processing hardware trends: the big picture
- Processor trends
- **Performance analysis**
 - Comparing benchmarking approaches
 - Benchmark results for the latest processors
 - 'C64xx, SC140, 'C55xx, 'BF53x, OMAP, PXA2xx
 - How architecture affects benchmark results
 - **Emerging challenges**
- Conclusions

© 2003 Berkeley Design Technology, Inc. 44

Emerging Benchmarking Challenges

New technologies create performance-analysis challenges

- Multi-core devices
- DSP-enhanced FPGAs
- Application-specific processors
- Customizable processors
- Reconfigurable processors


Evolving applications and tools also lead to new challenges

- Increasing reliance on C compilers

© 2003 Berkeley Design Technology, Inc. 45


Application Benchmarking

- For technologies not well served by kernel benchmarks, such as
 - FPGAs
 - Application-specific processors
- Limited applicability
- Practicality concerns can be partly addressed by
 - Using off-the-shelf implementations where available, or
 - Using simplified applications
 - E.g., BDTI's OFDM benchmark—simplified telecom receiver



```
graph LR; A[ ] --> B[IQ]; B --> C[FIR Filter]; C --> D[FFT]; D --> E[Slicer]; E --> F[Viterbi]; F --> G[ ]
```


© 2003 Berkeley Design Technology, Inc. 46



Outline

- Signal processing hardware trends: the big picture
- Processor trends
- Performance analysis
 - Comparing benchmarking approaches
 - Benchmark results for the latest processors
 - 'C64xx, SC140, 'C55xx, 'BF53x, OMAP, PXA2xx
 - How architecture affects benchmark results
 - Emerging challenges
- **Conclusions**

© 2003 Berkeley Design Technology, Inc. 47




Conclusions

- DSP processor architecture innovation has accelerated greatly
- New processor types are increasingly competitive
 - DSP-enhanced general-purpose processors
 - Multiprocessor chips
 - Customizable cores
- Non-processor approaches are increasingly competitive
 - DSP-enhanced FPGAs

-> Architectural options are expanding


© 2003 Berkeley Design Technology, Inc. 48



Conclusions

- Today's DSP-oriented processors cannot be meaningfully compared using simplified metrics
 - Relevant, meaningful benchmark results are essential to processor evaluation
- There is no ideal processor
 - Fastest doesn't mean best
 - The "best" processor depends on the details of the application
 - Different architectural approaches make different performance trade-offs
 - Understanding these is key to selecting a processor

© 2003 Berkeley Design Technology, Inc. 49



For More Information...

www.BDTI.com

Free Information



- BDTI^{mark}2000™ scores
- *DSP Insider* newsletter
- *Pocket Guide to Processors for DSP*

White papers on processor architectures and benchmarking

Article reprints on DSP-oriented processors and applications

- *EE Times*
- *IEEE Spectrum*
- *IEEE Computer* and others

comp.dsp FAQ



2001 Edition 50

© 2003 Berkeley Design Technology, Inc.