- Calypto's Catapult 8 HLS: C-Based Hardware Design Matures
- SequenceL Programming Language, Toolset Strive to Leverage Multi-Core Processor Potential
- Jeff Bier’s Impulse Response—Garbage In, Garbage Out
- Case Study: Cool Algorithm, But Will It Fit in My Product?
- HP, PayPal Give ARM-plus-DSP Chip a (Moon)Shot
High-level synthesis (HLS) is a trend that BDTI has been following for quite some time, beginning with its several-decade-old academic foundations . Most commercial high-level synthesis efforts have focused on C-based design (whether ANSI C, C++ or SystemC), with toolsets that provided for
Included in an article on FPGA benchmarking in the September 2011 edition of InsideDSP , BDTI wrote: In design situations where optimum performance and/or power consumption is required, implementing digital signal processing functions in dedicated hardware versus software becomes an
Altera's Next-Generation FPGAs: Advanced Process Lithographies Lead to Performance, Power Consumption Efficiencies
Intel is widely regarded as being not only the world's largest semiconductor supplier, but also a leading-edge manufacturing process developer and implementer. While foundries such as TSMC are still finalizing their 20 nm processes, for example, Intel has been shipping 22 nm-based production
March 13, 2013 | Write the first comment.
Back in September 2011 , an InsideDSP article described a just-published analysis conducted by BDTI and sponsored by Altera, evaluating the viability of implementing complex hardware-accelerated single-precision floating-point functions on FPGA fabric. As I wrote then: To date, FPGAs have
Within a technical article published in the August 2012 edition of InsideDSP , I wrote: As FPGAs have evolved, the means by which engineers create FPGA designs have also evolved. In particular, design techniques employing increasingly higher levels of abstraction have been required to
Over the past 25 years, programmable logic devices have grown in capacity and capability through lithography advancements and the integration of specialized functional blocks. First were dedicated memory arrays derived from the same SRAM used to build logic cells. Next came dedicated-function
BDTI Study Validates FPGA Floating-Point Digital Signal Processing Viability, Altera Design Toolset Capabilities
In design situations where optimum performance and/or power consumption is required, implementing digital signal processing functions in dedicated hardware versus software becomes an attractive proposition. A FPGA is a particularly compelling silicon platform for realizing this aspiration,
March 30, 2011 | Write the first comment.
In early 2010, Xilinx previewed its vision for what it calls an “extensible processing platform”—a highly integrated combination of a high-performance embedded processor subsystem and an FPGA. Earlier this month, that vision came one step closer to reality with
Xilinx has acquired high-level synthesis start-up AutoESL Design Technologies, bringing the AutoPilot high-level-synthesis tool in-house. AutoPilot accepts a C, C++, or SystemC description of the functionality of an algorithm or task and generates a register-transfer-level (RTL) implementation
Xilinx recently announced its next-generation “7 series” FPGAs, featuring new power-saving features as well as increased capacity and performance. The series will be composed of three chip families, all fabricated in TSMC’s high-k metal gate (HKMG) 28 nm technology.